UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/809,925	03/25/2004	Hiroshi Yamazaki	1324.70190	6761
Patrick G. Burn	7590 06/11/200 is, Esq.	EXAMINER		
	NS & CRAIN, LTD.	NADKARNI, SARVESH J		
300 South Wac	ker Drive	ART UNIT	PAPER NUMBER	
Chicago, IL 600	506	2629		
			MAIL DATE	DELIVERY MODE
			06/11/2008	PAPER

## Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/809,925	YAMAZAKI, HIROSHI		
Examiner	Art Unit		
SARVESH J. NADKARNI	2629		

	SARVESH J. NADKARNI	2629	
The MAILING DATE of this communication appe	ars on the cover sheet with the	correspondence add	ress
THE REPLY FILED <u>04/28/2008</u> FAILS TO PLACE THIS APPLI			
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Apperfor Continued Examination (RCE) in compliance with 37 C periods:	the same day as filing a Notice of replies: (1) an amendment, affidavi al (with appeal fee) in compliance	Appeal. To avoid abar t, or other evidence, w with 37 CFR 41.31; or	which places the (3) a Request
a) The period for reply expires 3 months from the mailing date b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or ( MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f	dvisory Action, or (2) the date set forth ster than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE ).	g date of the final rejection FIRST REPLY WAS FI	on. LED WITHIN TWO
Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount hortened statutory period for reply origi	of the fee. The approprious of the fee. The appropriation of the final Office of the final Office of the feet appropriate the feet appropriate of the	ate extension fee be action; or (2) as
<ol> <li>The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wi AMENDMENTS</li> </ol>	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	s of the date of e appeal. Since a
The proposed amendment(s) filed after a final rejection, be (a) They raise new issues that would require further core (b) They raise the issue of new matter (see NOTE below (c) They are not deemed to place the application in between appeal; and/or (d) They present additional claims without canceling a content of the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a final rejection, between the proposed amendment(s) filed after a filed	nsideration and/or search (see NO w); eer form for appeal by materially rec corresponding number of finally rej	ΓE below); ducing or simplifying t	
NOTE: <u>See Continuation Sheet.</u> (See 37 CFR 1.124.  The amendments are not in compliance with 37 CFR 1.125.  Applicant's reply has overcome the following rejection(s):	21. See attached Notice of Non-Co		•
<ul> <li>Newly proposed or amended claim(s) would be all non-allowable claim(s).</li> <li>For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is prov The status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to:</li> </ul>	will not be entered, or b)  wil	•	-
Claim(s) rejected: <u>1-12</u> . Claim(s) withdrawn from consideration:  AFFIDAVIT OR OTHER EVIDENCE			
<ol> <li>The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).</li> </ol>	I sufficient reasons why the affidav	it or other evidence is	necessary and
<ol> <li>The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary</li> </ol>	vercome <u>all</u> rejections under appea	al and/or appellant fail	s to provide a
10. ☐ The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER 11. ☐ The request for reconsideration has been considered but		•	
12. Note the attached Information <i>Disclosure Statement</i> (s). (13. Other:	, , , , , ,	condition of anowari	se because.
/Amare Mengistu/ Supervisory Patent Examiner, Art Unit 2629	/Sarvesh J. Nadkarni/ Examiner, Art Unit 2629		

Continuation of 3. NOTE: Claims 4 and 9 as amended will require further consideration and search. Claim 4 has been amended to include the limitation "terminals" and therefore will require at least further consideration and search. Claim 9 has been amended to include the limitations "a sampling memory that samples and stores said data signals received from the first and second data latch" which will require at least further search and consideration.

Applicant traverses the rejection of claim 11 as being anticipated by Go and argues that Go fails to disclose that "a timing controller displaces the phase between the data signals of the odd-number dots and the even number dots by 180 degrees". Examiner respectfully disagrees. As addressed in the Final Action, Go clearly discloses this limitation at least at column 6, lines 20-25. Furthermore, Examiner directs the Applicant to lines 20-64 further describing lines D1, D3, and D5 as odd data lines connected to first clock signal FD1, and D2, D4, and D6 as even data lines connected to FD2 wherein the phase of the signals applied to the odd and even data lines are 180-degrees apart. Therefore, claim 11 stands as rejected.

Applicant traverses the rejection of claims 1 and 5 as being unpatentable over Go in view of Misawa and argues that these two references do not disclose "a liquid crystal display device with first and second clock signal lines that are equiped in parallel and have a load capacitance that are equal or substantially equal by equipping the load means." Examiner respectfully disagrees. As addressed in the Final Action, Go in view of Misawa clearly teaches the limitation and as described by Applicant, lines 218 and 219 as described by Misawa have load capacitances that are substantially equal. The Misawa teaching although describing the lines crossing to keep equidistant from the video signal line, does not mention the lines intersect and therefore a twisting helical nature is presumed from the teaching to provide for normal functioning. Therefore, claims 1 and 5 stand rejected.

Regarding Applicant's argument that claim 1 encompasses the ability to adjust the load capacitance by the load means so as to have load capacitances that are equal or substantially equal. Examiner respectfully disagrees. The load means' adjustability has not been claimed in claim 1 and therefore this assertion has no basis. Therefore, claim 1 stands as rejected.

Applicant traverses the rejection of claim 7 as being unpatentable over Go in view of Jeon and argues that these two references fail to disclose "a selection signal that is used to select the first or second clock signal." Examiner respectfully disagrees. As clearly described in the Final Action, the combination of selection signal as taught by Jeon with the clock signal lines of Go would be obvious to one of ordinary skill in the art for the commonly understood benefits of reduction of external connection signals as taught by Jeon at column 2, lines 48-end. Therefore claim 7 stands as rejected.

Applicant traverses the rejection of claim 9 as being unpatentable over Go in view of Jeong and argues that the combination does not disclose "a sampling memory that samples and stores data signals". As described above, amended claim 9 will require further search and consideration.

Applicant traverses the rejection of claim 10 as being unpatentable over Go in view of Jeong and argues that the combination does not disclose "a selection signal which is used as the basis for selecting a first or second clock signal." Examiner respectfully disagrees. As indicated in the Final Action, Jeong clearly teaches the data latch and multiplexer as taught at column 4, lines 61-end and continued at column 5, lines 1-8. The device in combination with Go clearly would allow for selecting a first or second clock signal as described in the Final Action. Therefore, claim 10 stands as rejected.

Applicant traverses the rejection of claim as being unpatentable over Go in view of Ogata and argues that the combination does not disclose "a dot consists of a plurality of bits." Examiner respectfully disagrees. As clearly described in the Final Action, Ogata teaches a data signal having odd bits and another signal line having even bits. Therefore the data signal corresponds to the dot and the bits in Ogata are congruent to the bits in the current application. Applicant further argues that Go in view of Ogata does not disclose "the output pin for a bit of a color of an odd-number dot is adjacent to an output pin of the same bit of the same color of an even-number dot." Examiner respectfully disagrees. As described in the Final Action, Ogata clearly depicts the adjacency as claimed in claim 12 at least at the demonstrative FIG. 1 illustrating parallel odd lines adjacent to even lines. Therefore, claim 12 stands as rejected.